1.下面这图该怎么理解,看了好久了不知道该怎么看
The control loop is set up to limit the loop bandwidth at
high line (230 Vac) to approximately 15 Hz with a minimum
phase margin of 45°.
2.The voltage error amplifier is constrained by the two
equations. When this amplifier is compensated with a
pole-zero pair, there will be a unity gain pole which will be
cancelled by the zero at frequency fz.
这两段英文该怎么理解